

Value stored by Initial Setting by Description Bit Word CHN IOP Offset Sequence # Sequence Number 0 0-7 0 Available LCs Available Exchanges 8-15 **Total Queued** Total Queued in Channel 0 16-31 0xFC 0xFC Control Block Code 0-7 1 0 Control Block Code Qualifier 0 (IOP 8 will set 0 0 Reserved 9-12 for zSeries CHN unavailable (NOT USED) 0 0 only! 13 Zero, 1 CHN Allowed to Store into Area 1 Other-14 wise) 1 CHN did Store into Area 0 15 CHID CHID 16-23 CHID 0 0 24-31 Reserved Set per Port 2 bits per Port Queue Counters 0 2x256 2-17 Don't Store 0 reserved - for either CHN or 18-31 **Anything** IOP (just in case)

_130

Fig. 2

132 Value stored by Description Initial Setting by Word Bit Offset IOP CHN Sequence Number 0 0-7 Sequence # 0 8-15 Available Exchanges 0 Available Exch. 16-31 Total Queued in Channel 0 Total Queued 0-7 Control Block Code 0xFC 0xFC 1 (IOP 8 Control Block Code Qualifier 0 will set 9-12 0 for Reserved zSeries only! CHN unavailable (NOT USED) 0 13 0 Zero. Other-14 CHN Allowed to Store into Area 1 1 wise) 0 1 CHN did Store into Area 15 16-23 CHID CHID CHID DMA Storage Request Queue 24 0 Set to 1 if Threshold Reached reached 25-31 Reserved 0 2-31 reserved - for either CHN or 0 Don't Store IOP (just in case) **Anything**

Fig. 3

Initial Setting by Value stored by IOP Description Word Bit Offset IOP Sequence Number Sequence # 0 0-7 0 0 8-15 Reserved Total Queued 0 16-31 Total Queued in Channel 0xFC 1 0-7 Control Block Code 0xFC (IOP 8 1 will set reserved 9-13 0 0 for zSeries 1 1 only! 14 IOP Allowed to store into Area Zero, Other-IOP did Store into Area 1 15 0 wise) CHID CHID 16-23 CHID 24-31 Reserved 0 Set per Port IOP_Q2Busy 0 2-9 1x256 1x256 IOP_Q1Busy 0 Set per Port 10-17 IOP_PrevQBusy Set per Port 18-25 1x256 0 26-31 0 0 Reserved

134

Fig. 4

			136	
Word Offset	Bit	Description	Initial Setting by IOP	Value stored by IOP
0	0-7	Sequence Number	0	Sequence #
	8-15	Reserved	0	0
	16-31	Total Queued in Channel	0	Total Queued
(IOP will set for zSeries only! Zero, Other- wise)	0-7	Control Block Code	0xFC	0xFC
	8	Control Block Code Qualifier	1	1
	9-13	Reserved	0	0
	14	IOP Allowed to store into Area	1	1
	15	IOP did Store into Area	0	1
	16-23	CHID	CHID	CHID
	24-31	Reserved	0	0
2-31		Reserved	0	0

Fig. 5

FC Bit Description FCV non-Ficon 0-1 2 CHN_Qcount(port) + FC MaxStoreRegs One Deep Queue Number of Starts Queued IOP_Q1busy(port) + + "AEX" Bit from Vector. IOP_Q2busy(port) to Port -OR-Note: To compute For Pre-zSeries. (Total number of Busyness of set bit to 0 AEX: If Starts queued to the Channel Busy 3 Channel AvailableExchanges = port) Vector Bit 0, then "AEX" = 1. Otherwise, "AEX" = 0 If Link Init required, set bit to 1 Link Init Req'd 4 5 Previously IOP_PrevQbusy(port) 0 Queued Start m 6 7 Destination FCV_DPbusy(port) 0 0 Port Busy "AEX" -OR'd with -Channel If AvailableExchanges Channel Busy Hardware = 0, set bit to 1. FC__MaxStoreRegs Vector Bit Otherwise, set to 0 Availablity 8-13 0 Ō $\overline{0}$ Reserved 14 If FICON path not storing statistics in HSA (FC/FCV_StatsActive = Unknown PathWeight 0), set this bit to 1. For Pre-zSeries non-FICON paths: If path is on another IOP -OR-State

139

Fig. 6

the Channel Busy Vector is on, set this bit to 1

Set to 1 if Preferred Path bit is ON & this path is NOT preferred

IOP_TotalQueued

TotalQueued +

Channel Busy Vector Bit x 8

15

16-31

Favor

Preferred Path

Total Queued

in Channel

path

FCV_TotalQueued +

IOP_TotalQueued